Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

dynamic reconfiguration on stratix V FPGAs logic region not transceivers

Altera_Forum
Honored Contributor II
‎06-17-2011 06:57 PM
1,388 Views

hey hi 

 

can any one here explain or provide me an idea/tutorial on how to perform dynamic partial reconfiguration in altera stratix V FPGAs using quartus II 11.0. I am looking for the dynamic reconfiguration of the logic region not the transceivers. Something similar to the xilinx virtex fpgas 

 

Thanks, 

shayan sengupta.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎06-17-2011 07:35 PM
490 Views

partial reconfiguration is not yet supported in software. take a look at the Upcoming Stratix V Features document: 

 

http://www.altera.com/literature/hb/stratix-v/uf_01002.pdf
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-20-2011 08:53 PM
490 Views

could you please tell when can i expect a quartus version with partial reconfiguration support for stratix V

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.