Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21335 Discussions

errors qsys project

Altera_Forum
Honored Contributor II
‎01-15-2016 05:06 PM
1,299 Views

Can you help me to find a solutions for these errors in mu Qsys project? 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11713&stc=1  

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11714&stc=1
multiple-attachments.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎01-27-2016 07:29 AM
565 Views

Hi medi.ezz 

 

you have to add a reset interface to your qsys components (see attachment). Than you can connect the reset port to a reset source in the system. 

 

Jens
249 KB
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.