- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Hello,
I recently tried to generate .blif files from quartus's TcL console. The circuit was a plain register with an asynchronous reset line. The problem is that the blif-dumper responds with a message that the blif file is not functionally equivalent to the original verilog circuit My question is: How does quartus check for functional equivalence between a blif and the verilog code?링크가 복사됨
0 응답