Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18489 Discussions

has anyone observed a programmer crash when S10 transceiver tile configured?

Eugene_G_Intel
Employee
112 Views

has anyone observed any Stratix 10 issues during configuration when transceiver tiles are used? Our observation is If left unused, programming will be successful.

Only 1 of 4 transceiver tiles cause this problem. When one of 4 transceiver tiles are configured even with the simplest design, it will crash the programmer at 5% with an error log. Configuring other tiles and skipping the suspect one will make configuration pass as well.

 

This is from new board power up checking. Only 1 device is behaving this way but before we rule out the device, does anyone know if a signal (data or clock), or power level or connection problem can cause this behavior to the programmer?

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
96 Views

Hi Eugene,

 

Can you check if your ref clock is supplied properly. There is a KDB for this.

https://www.intel.com/content/altera-www/global/en_us/index/support/support-resources/knowledge-base...

 

Thank YOu.

Reply