Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21592 ディスカッション

how can i logiclook in cyclone II

Altera_Forum
名誉コントリビューター II
1,390件の閲覧回数

i have asimple design of 2 adder 

z= a+ b 

y= z+m 

 

i want to logiclook the first adder in location [( LAB_X12_Y12 )and the second adder in locatoion [LAB_X22_Y22  

 

 

 

0 件の賞賛
2 返答(返信)
Altera_Forum
名誉コントリビューター II
692件の閲覧回数

i can help you. 

my icq NO. is:584698537
Altera_Forum
名誉コントリビューター II
692件の閲覧回数

I think you should be able to define each arithmetic instance a Design Partition. Use manual assignments to place the logic then use Post-Fit-Strict properties on the Partition to keep it from moving. 

 

I am finding that using Post-Fit-Strict with Design Partitions is much more useful than defining a formal Logic Lock (as one would use for floorplanning). 

 

-A
返信