Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

how to view clock in signal tap analyzer?

Altera_Forum
Honored Contributor II
2,157 Views

I have problem of viewing clock in Signal Tap Analyzer ..... can any one suggest how to view clock?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
1,239 Views

Signaltap is based on sampling signals on a fast enough sampling clk. 

To view your clk then you need a faster clk to sample it without violating the sampling theorem. Moreover to see your clk duty cycle reasonably represented then the sampling clk must be high enough to track the transitions of your test clk. At the end you can't really depend on signaltapfor phase testing.
0 Kudos
Altera_Forum
Honored Contributor II
1,239 Views

Is there a reason why you want to see the clock? Do you suspect the clock to be problematic? There is typically no point in seeing the clock. The samples captured in SignalTap are sampled on the clock. So each sample is a clock edge. If the clock isn't running, you won't get any samples and signaltap will just hang waiting for samples when you click the capture button. 

 

Jake
0 Kudos
Reply