Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

image processing problems with Simulink

Altera_Forum
Honored Contributor II
‎07-21-2008 03:45 PM
1,033 Views

I am developping an image processing algorithm using morphological operators (3x3 kernel based by using flip-flops).  

 

The blocks designed are very close to the Avalon Edge Detector block provided within the DSP development kit. 

 

A problem has been detected, it consist of a movement to the right of 10 pixel in the resulting image and this effect is very bad for my algorithm. 

 

Could you give any trick to solve or remove this colateral effect?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.