Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21608 Discussions

issues regarding fpp programming of EP3C40

Altera_Forum
Honored Contributor II
‎03-18-2010 04:24 AM
1,039 Views

we are trying fast passive parallel programming the EP3C40 from EP3C16 and DSP processor (BF537) 

 

we are generating the nconfig 600ns of low to high pulse. 

in reply EP3C40 generates 60us nstatus signal 

we are waiting for 250us before loading the *.rbf file. 

we are unable to get the config_done signal high. 

 

is there any necessary points to take care before programming 

any suggestions ?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.