Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20762 Discussions

master - slave multi-core nios systems

töz00
New Contributor I
444 Views

Hi,

 

i am trying to design a system with 6 nios processor which runs with master - slave system. i want to run 5 nios at the same time with triggering these systems with master nios processor. I tried intel's multi-core example on youtube but i got these issues;

 

  • i couldn't set master-slave connection. When i started slave nios for waiting control signals, it just run all codes without waiting master nios trigger.
  • when it waited control signal and got it, slave nios C code didn't run properly.

 

how can i fix it?

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
382 Views

Hi,

Please download the design example from here and start from there.

The example shows you how the master core copies the hex files for each core and reset it.

https://fpgacloud.intel.com/devstore/platform/17.0.0/Standard/multi-core-nios-ii-processors-reference-design-based-on-arria-10-soc-development-board/

Best regards,

 

0 Kudos
Reply