Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

maximum payload allowed for hard Pcie-ip core with Cyclone IV GX chip

Altera_Forum
Honored Contributor II
‎07-11-2013 05:09 PM
1,082 Views

Hi, 

What is the maximum payload allowed for the Pcie-ip core?  

When i use the MegaWizard to generate a Pcie core it gives the choice either of 128bytes or of 256 bytes for maximum payload. i select the 256 bytes. But, when i send a Mwr TLP package from the ST bus of the ip core to computer it works only with the maximum length (in DW) of 32 not expected 64 in the header (byte3). What could be the problem?  

I am using Cyclone IV GX chip. 

Appreciate! 

 

Yaoting
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.