Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21618 Discussions

multiplication normalization process

Altera_Forum
Honored Contributor II
‎02-03-2015 08:17 PM
1,099 Views

hai sir 

i'm doing floating point multiplication. i dont have idea about how to normalize the result . first of all i don't have the clear idea about that process can any one hep me out. and am thank full if you guide me with example and if possible verilog code . 

am following single precession format 32bit 1 sign 8 exponent and 23 mantissa normalization is done for both exponent and mantissa  

 

 

thank u in advance
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.