Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20780 Discussions

nCEO as general purpose I/O

Altera_Forum
Honored Contributor II
‎08-23-2010 11:08 PM
2,101 Views

How can I tell Quartus that I want to use nCEO on my Cyclone III device as an I/O? 

I get an error when I compile: 

Error: Can't place multiple pins assigned to pin location Pin_101 (IOPAD_X41_Y19_N14) 

Info: Pin muxbus[2] is assigned to pin location Pin_101 (IOPAD_X41_Y19_N14) 

Info: Pin ~ALTERA_nCEO~ is assigned to pin location Pin_101 (IOPAD_X41_Y19_N14)
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎08-23-2010 11:41 PM
913 Views

go to Assignments > Device > Device and Pin Options > Dual-Purpose Pins

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎08-24-2010 12:18 AM
913 Views

Thanks! I keep losing track of that dialog, it's located a bit deep in the GUI.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.