- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I'm wondering what happens exactly if I drive the nConfig pin low on Cyclone V SoC devices. The pin guidelines say that reconfiguration is initiated, the device enters a reset state, and I/Os are tristated.
Does the FPGA fabric see this signal so that flip-flops initialize in a defined state or does the FPGA rely on Power up values after the nConfig pin is driven low?
Thank you
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
You can read more about nconfig driven low in Cyclone V device handbook.
https://www.intel.com/content/www/us/en/docs/programmable/683375/current/configuration-sequence.html
Regards,
Aiman
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page