- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello to everyone,
does anybody know what happen if the nConfig signal goes low during JTAG (ISP) Programming on FPGA MAX 10? On the "MAX 10 FPGA Configuration User Guide" is written that the JTAG instructions take precedence over the internal configuration scheme but there isn't nothing about external signal nConfig. Bye.Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I've resolved the problem: i have the EK-10M08E144ES/P kit that offers the possiblity to assert the DEV_CLRn signal and nConfig signal through two buttons (SW1 and SW2).
If I program the Max 10 through JTAG and assert the DEV_CLRn signal or nConfig signal (or both) during programming, the programming proceeds without problems either in RAM (.sof file) or flash (.pof file). Bye
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page