Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Valued Contributor III
756 Views

noise in the signal acquisition

Hi,everyone. 

I'm doing some works on signal acquisition based on the FPGA, the quartus report that the fmax is 185Mhz, and i make the clock 180Mhz,but the data converted by the ADC have some noise ,i look it in the signaltap, the FPGA is 3c25, why this is noise? 

when i make it to be 100Mhz,it works OK.
0 Kudos
5 Replies
Highlighted
Valued Contributor III
3 Views

Fmax is valid for ADC if you enter the ADC tCO (and board delays) in sdc file correctly. Then check the timing report.

0 Kudos
Highlighted
Valued Contributor III
3 Views

Also, what's the FMAX for the ADC?

0 Kudos
Highlighted
Valued Contributor III
3 Views

well, i use the classic timing analyzer,and i set fmax to be 185Mhz,i also set the tsu,tco,th,tpd,and it showed that the fmax of the quartus project is 185Mhz. the Fmax of ADC is 210MSPS(TI ADS5474)

0 Kudos
Highlighted
Valued Contributor III
3 Views

no solutions yet?

0 Kudos
Highlighted
Valued Contributor III
3 Views

 

--- Quote Start ---  

no solutions yet? 

--- Quote End ---  

 

The original poster didn't report, how he wanted to guarantee a correct timing when reading the ADC output signal. The classical timing analysator offers only limited means to achieve this. A more empirical approach besides specifying the ADC timing correctly with TimeQuest is to implement a phase shifted clock supplying the ADC adjust it for maximum timing margin.
0 Kudos