- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hi
I have a design that can be compiled. but part of design not use any source. I check RTL viewer, the part exist. but in technology map, it isn't existed.
Is it about timing constrait problem?
thanks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
this problem is getting weird. I am closing this thread in this moment.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
this problem is getting weird. I am closing this thread in this moment.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I'd like to give a general answer in case other forum users are reviewing the thread.
"Disappearing" logic is never caused by timing problems.
It's usually due to the fact that the synthesis tool removes any redundant logic. Redundant are all parts of your design that don't affect an output signal. Popular reasons are missing module connections, unconnected clock or module is inadvertently hold in reset.
Regards
Frank
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page