Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

problem with clocked video input and clocked video output

Altera_Forum
Honored Contributor II
‎01-28-2010 07:51 AM
1,051 Views

hi all: 

I am using SOPC builder to process video ,my problem flow is  

PAL video(720x576)--->ADV7189--->clocked video input --->clocked video output --->ADV7123.i use fpga os statix iii , now i get the fifo overflows .my problem is as follows: 

 

1.how many pixes should i set the fifo of clocked video input and clocked video output so that it does not overflow? 

2.the video input clock is 27MHZ and the SOPC clock is 100MHZ,is it ok? 

 

if anyone can help me ,thank you very much!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.