sof2flash offset in EPCS mode

[Gauthier_Auvray]

Hello,

We would like to generate a .flash file from .sof file for EPCS device with an offset != 0x0.

Apparently with the --epcs option the address in the .flash output file (srecord) is always set to 0x00000000.

Is there a way to specify an offset address?

The purpose is to generate .flash file for Application FPGA image. We have another Factory image located at address 0x0 in EPCS flash.

Thanks

[EBERLAZARE_I_Intel]

Hi,

Which device are you using?

So you would like to do like below's order?:

>Factory Image

>Application Image

[Gauthier_Auvray]

Hi,

We use EPCQ128A with EP3C120F780 FPGA.

We want to organize flash as followed:

> Factory FPGA

> Factory Nios

> System FPGA

> System Nios

Regards

[EBERLAZARE_I_Intel]

Hi,

Is it a Cyclone III device? Which Quartus version are you using with that?

[Gauthier_Auvray]

Hello,

Yes it's a Cylone III device. We use Quartus 12.

[EBERLAZARE_I_Intel]

Hi,

For old quartus I may need to find the old document on this, let me get back to you.

[EBERLAZARE_I_Intel]

Hi,

I need some more time on this, I apologies for the inconvenience.

[wwanalim_intel]

Hi,

I think this document can help you. You can specify the offset address by setting up [--offset=addr] . Please take a look on it for better explanation.

https://www.intel.com/content/www/us/en/docs/programmable/683525/21-3/sof2flash.html

[Gauthier_Auvray]

Thanks for your help.

--offset does not work with Quartus 12

[EBERLAZARE_I_Intel]

Hi,

Can you screenshot when you do "sof2flash --help"?

[Gauthier_Auvray]

Hi,

Here is the screenshot.

[EBERLAZARE_I_Intel]

Hi,

Maybe you could port one of the example design which is the RSU over UART with EPCQ:

https://www.intel.com/content/www/us/en/design-example/714988/cyclone-v-remote-system-upgrade-over-uart-based-on-nios-ii-processor-with-epcq.html

This uses the EPCQ boot copier method to program multiple application instances.

You need to refer here for the design of the EPCQ boot copier method:

https://www.intel.com/content/www/us/en/docs/programmable/683104/current/nios-ii-processor-booting-from-altera.html

Then refer to the example design doc on the programming files generation steps:

https://www.intel.com/content/www/us/en/support/programmable/support-resources/design-examples/horizontal/system-upgrade-over-uart-nios-ii.html

This may take some time to grasp if you're not familiar with the RSU.

[Gauthier_Auvray]

Hello,

I am familiar with RSU. I already had a look at those documents.

However I didn't find a way to generate a .flash file in epcs or epcq128 mode with an offset.

Even with more recent version of Quartus.

Gauthier

[EBERLAZARE_I_Intel]

Hi,

Would you have any further question or update?

[EBERLAZARE_I_Intel]

Hi,

If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.