- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
When I insert the Stratix V DSP dev board through PCIe slot the board powers up but i have no idea how to establish communication between FPGA and HOST PC. I tried the .qsys file of gen 1 and complied and generated .sof file but in qprogrammer in hardware section it is showing "no hardware detected".
can somebody tell me how to establish communication through PCIe Edge connector of FPGgga board
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
We sincerely apologize for the inconvenience caused by the delay in addressing your Forum queries. Due to an unexpected back-end issue in our system, your Forum case, did not reach us as intended. As a result, we have a backlog of cases that we are currently working through.
Please be assured that we are doing everything we can to resolve this as quickly as possible. This will take some time, and we appreciate your patience and understanding during this period of time. Your case will be attended by AE soonest possible.
Thank you again for your patience and understanding, and we are committed to provide you with the best possible support.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi uzumaki,
After compiling the design and generating the sof file, you have to program the sof file into the Devkit. Programmer showing "no hardware detected" indicates that the JTAG does not detect the hardware connected to it. Please ensure that you have connect the On-Board USB-Blaster II to the board and power on the board. The On-Board USB Blaster allows the configuration of the FPGA using a USB cable which connects directly between the USB port on the board (J7) and a USB port on a PC running the Quartus Prime software.
You may find the detailed Board Setup steps in https://www.intel.com/content/www/us/en/products/details/fpga/development-kits/stratix/v-gs.html
( Reference Manual and User Guide )
Thanks.
Best regards,
Khai
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for the reply
But my question is how to configure board through PCIe edge connector , I have configured using USB Blaster by writing its driver given by intel solutions, but I'm not able to find any driver files for PCIe for linux based system Ubuntu 22.04 LTS.
If you find any PCIe driver for linux system please let me know
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi uzumaki,
I hope my previous response was helpful. Please let me know if you have any other questions.
Thanks.
Best regards,
Khai
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi uzumaki,
I believe I may have misinterpreted your previous message. Please let me know if this is correct. Do you mean that you want to configure the FPGA fabric through the PCIe link and you are looking for a Linux driver for this configuration mode?
If this interpretation is correct, you may need to develop your own custom CvP driver for Linux using the sample source code provided for our customer. The sample driver is written in C and can be downloaded from the Configuration via Protocol webpage - https://www.intel.com/content/www/us/en/support/programmable/support-resources/configuration/cfg-via-protocol.html.
This is the code for an open-source Linux driver to configure the core of an FPGA via CvP. You can use this open-source code as a reference when writing your own driver, or customize this driver to perform CvP operations on your system.
Please note that the Linux driver provided by Intel is not a production driver. You must adapt this driver to your design's strategy.
Should you require assistance with the CVP driver flow, please refer to the detailed instructions provided in this user guide.
https://www.intel.com/content/www/us/en/docs/programmable/683889/current/cvp-driver-flow.html
Thanks.
Best regards,
Khai
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi uzumaki,
I hope my previous response was helpful. Please let me know if you have any other questions.
Thanks.
Best regards,
Khai
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi uzumaki,
We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you
Best regards,
Khai

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page