Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21584 Discussions

three port RAM function

Altera_Forum
Honored Contributor II
1,881 Views

Is it possible to make a 3-port RAM using the memory block in EP3C25? 

 

 

I need a 3-port RAM.of course these ports would never access the same address at the same time. 

 

Porta is sync writable only port 

Portb is sync writable only port 

Portc is async Readable only port  

porta and portb have seperate clock.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
724 Views

mux the a and b port , give the result to 2d memory(tri matrix memory) then as usual memory

0 Kudos
Altera_Forum
Honored Contributor II
724 Views

Ho wto MUX ? Could you explain more? Thanks alot

0 Kudos
Altera_Forum
Honored Contributor II
724 Views

 

--- Quote Start ---  

Portc is async Readable only port 

--- Quote End ---  

 

 

 

APEX devices were the last families with RAM blocks that provided asynchronous read. All device families since then require at least the address to be registered. 

 

Application note 210 has suggestions for using a RAM block with synchronous read in an application where you would rather have an asynchronous read.
0 Kudos
Reply