Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

university program drivers for seven segment display

Altera_Forum
Honored Contributor II
‎12-31-2011 04:22 AM
1,003 Views

hello, 

how can I write values to 2nd, 3rd and 4th display?? 

When I try alt_up_parellal_port_write_data(seg,0x71) I get F on 1st display(from right sight) so works ok but I dont know you to separately access other displays? 

Thank you in advance
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.