Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21605 Discussions

using altera DDR3 uni-PHY to do ddr3 verification AFI3.0specification address decoder

Altera_Forum
Honored Contributor II
‎07-22-2014 02:59 AM
1,088 Views

Hi,I am using the altera uniphy to verificate ddr3 controller design ,but the AFI 3.0 address decoder confuse me a lot. Can someone give me some advise about local address to afi_address decode (half rate)?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.