Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21605 Discussions

using altera DDR3 uni-PHY to do ddr3 verification AFI3.0specification address decoder

Altera_Forum
Honored Contributor II
1,088 Views

Hi,I am using the altera uniphy to verificate ddr3 controller design ,but the AFI 3.0 address decoder confuse me a lot. Can someone give me some advise about local address to afi_address decode (half rate)?

0 Kudos
0 Replies
Reply