why does ddr2 controller have local bus doubled ? - Intel Community

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

why does ddr2 controller have local bus doubled ?

1,113 Views

why does the Cyclone II device ddr2 controller have local bus doubled? what is the aim of that?

thanks.

Link Copied

2 Replies

473 Views

My first thought is that it makes it much easier to meet timing on the local side, both in the controller and user's logic.

Copy link

473 Views

so does it have something to do with the resynchronization operation that follows it?

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.