Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

wrong pin assignments in official 10CX220YU484 cadence cis symbol

Evanzzf
Beginner
‎12-24-2021 12:39 AM
1,109 Views

管脚.JPG

The pin assignments J1, K2 ,K3  are different from the pin assignment in quartus software. Actually, in fpga 10CX220YU484, the bank 3B has not been fan out from the core. So these power supply is not valid. Fortunately, these pins did not affect my product and project.

0 Kudos

Link Copied

2 Replies
SyafieqS
Employee
‎12-28-2021 12:01 AM
1,084 Views

Hey zeng,


Noted, let me check this internally. Thanks for the feedback.


0 Kudos
Copy link
SyafieqS
Employee
‎01-18-2022 07:14 PM
1,050 Views

Zeng,


Thanks for your feedback, I had feedback this to the developer for improvement.

Let me know if there is any other concern.



0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.