Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19488 Discussions

wrong pin assignments in official 10CX220YU484 cadence cis symbol

Evanzzf
Beginner
134 Views

管脚.JPG

The pin assignments J1, K2 ,K3  are different from the pin assignment in quartus software. Actually, in fpga 10CX220YU484, the bank 3B has not been fan out from the core. So these power supply is not valid. Fortunately, these pins did not affect my product and project.

0 Kudos
2 Replies
SyafieqS
Moderator
109 Views

Hey zeng,


Noted, let me check this internally. Thanks for the feedback.


SyafieqS
Moderator
75 Views

Zeng,


Thanks for your feedback, I had feedback this to the developer for improvement.

Let me know if there is any other concern.



Reply