Server Products
Data Center Products including boards, integrated systems, Intel® Xeon® Processors, RAID Storage; and Intel® Xeon® Processors
Announcements
Welcome to the Intel Community. If you get an answer you like, please mark it as an Accepted Solution to help others. Thank you!
4302 Discussions

S1200BTLR ipmi-sel output warning:39 | May-30-2015 | 11:15:11 | BB P1 Vcc | Voltage | Lower Non-critical - going low ; Sensor Reading = 0.64 V ; Threshold = 0.64 V

荣胡
Beginner
1,006 Views

S1200BTLR use Intel(R) Xeon(R) CPU E3-1230 V2 @ 3.30GHz,ipmi-sel output:

[root@T58 ~]# ipmi-sel

ID | Date | Time | Name | Type | Event

1 | May-30-2015 | 11:16:30 | System Event Log | Event Logging Disabled | Log Area Reset/Cleared

2 | May-30-2015 | 11:20:16 | BB P1 Vcc | Voltage | Lower Non-critical - going low ; Sensor Reading = 0.64 V ; Threshold = 0.64 V

3 | May-30-2015 | 11:20:17 | BB P1 Vcc | Voltage | Lower Non-critical - going low ; Sensor Reading = 0.73 V ; Threshold = 0.64 V

4 | May-30-2015 | 11:20:58 | BB P1 Vcc | Voltage | Lower Non-critical - going low ; Sensor Reading = 0.64 V ; Threshold = 0.64 V

5 | May-30-2015 | 11:20:59 | BB P1 Vcc | Voltage | Lower Non-critical - going low ; Sensor Reading = 0.67 V ; Threshold = 0.64 V@

0 Kudos
2 Replies
DSilv11
Valued Contributor III
140 Views

I am guessing there is a question in here someplace?

Looks like you did not flash the code sack onto the unit, specifically the SDRs

Range for Sandy Bridge CPUs (V1) and Ivy Bridge CPU V2 are different.

Lower non-critical (6Ah = 0.59 Volt) for Ivy Bridge

Lower non-critical (73h = 0.64 Volt) For Sandy Bridge

The correct values are loaded automatically when you flash the FRUSDRs.

Also, ipmi-sel is not the best tool for reading the SEL.

The SELVIEW tool on the support page will provide more info, like if the event is being ASSERTED or DE-ASSERTED

Every other one you are showing is a DE-ASSERT when the core voltage returns to normal range.

Oh, one more answer sinf no question was asked, the core voltage will vary as the processor moves from Power saving speed step to Turbo boost mode.

DSilv11
Valued Contributor III
140 Views

I am guessing there is a question in here someplace?

Looks like you did not flash the code sack onto the unit, specifically the SDRs

Range for Sandy Bridge CPUs (V1) and Ivy Bridge CPU V2 are different.

Lower non-critical (6Ah = 0.59 Volt) for Ivy Bridge

Lower non-critical (73h = 0.64 Volt) For Sandy Bridge

The correct values are loaded automatically when you flash the FRUSDRs.

Also, ipmi-sel is not the best tool for reading the SEL.

The SELVIEW tool on the support page will provide more info, like if the event is being ASSERTED or DE-ASSERTED

Every other one you are showing is a DE-ASSERT when the core voltage returns to normal range.

Oh, one more answer sinf no question was asked, the core voltage will vary as the processor moves from Power saving speed step to Turbo boost mode.

Reply