Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

APL LPDDR4 Memory Bit and Byte Lane swapping

Grignaffini__Roberto
Beginner
‎01-08-2019 12:40 AM
1,608 Views

Hi, we are designing a new board with ApolloLake and LPDDR4. We are using the memory bit and byte lane swapping rules (cap. 5.4.3.1 of Design Guide Document Number: 557775) and these rules are similar to Apollo Lake Platform MRD (Document Number: 572383).

How can I set these bit and byte lane swapping rules on Intel Firmware Engine project?

I search documentation or tool setup, but I don't find info about it.

Can you help us?

Thanks a lot

Roberto

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.