- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi everybody,
I'm Arintel. I'm new to this forum.
I'm looking for a document on how to implement Cache Locking (including data & instruction cache locking and code sample) on Pentium Processor Family.
It should be similar to the documents I found below, which are for CPU 80321 and XScale micro-architecture:
http://www.intel.com/design/iio/papers/27387202.pdf
(section 4.5 and appendix C)
http://www.intel.com/design/intelxscale/27347302.pdf
(section 6.4 and its examples)
Can someone tell me how to get it or where to buy it?
Can I possibly find it in Early Access to Intel Platforms Program ?
Thanks sincerely,
ARINTEL
I'm Arintel. I'm new to this forum.
I'm looking for a document on how to implement Cache Locking (including data & instruction cache locking and code sample) on Pentium Processor Family.
It should be similar to the documents I found below, which are for CPU 80321 and XScale micro-architecture:
http://www.intel.com/design/iio/papers/27387202.pdf
(section 4.5 and appendix C)
http://www.intel.com/design/intelxscale/27347302.pdf
(section 6.4 and its examples)
Can someone tell me how to get it or where to buy it?
Can I possibly find it in Early Access to Intel Platforms Program ?
Thanks sincerely,
ARINTEL
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Greetings from Intel Software Network Support. Here is the response our engineering team supplied:
Unlike the Intel XScale series of processors, the Pentium 4 processor does not support locking of data in the cache. The Pentium 4 processor does have cache prefetch instructions to ensure that the required data is present in the cache when needed. If accessed regularly, data will also be present in the cache due to the cache eviction policy (LRU). The Pentium 4 processor also has an automatic prefetching mechanism which will ensure that data is present in the cache if multiple sequential accesses are made. We regret that the exact functionality that you requested is not present, but we hope that you will be able to implement a similar functionality with the available instructions.
Regards,
Lexi S.
IntelSoftware NetworkSupport
Message Edited by intel.software.network.support on 12-07-2005 04:17 PM
![](/skins/images/C4F7392A5C68ACA60290C9576F107044/responsive_peak/images/icon_anonymous_message.png)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page