- Als neu kennzeichnen
- Lesezeichen
- Abonnieren
- Stummschalten
- RSS-Feed abonnieren
- Kennzeichnen
- Anstößigen Inhalt melden
Can Intel Xeon Phi be configured to receive data direct from FPGA board, process them and send result to host memory?
I have large flow of input data and don't want to have redundant transfers (FPGA board ->Host Memory->MIC->Host Memory) over PCI. I want mor elegant scheme (FPGA board-> MIC->Host Memory)
Link kopiert
- Als neu kennzeichnen
- Lesezeichen
- Abonnieren
- Stummschalten
- RSS-Feed abonnieren
- Kennzeichnen
- Anstößigen Inhalt melden
The only way onto or off of the coprocessor card is through the PCIe connection, so you can't get around that. When you have two coprocessor cards installed on the same host system, you can install OFED (even if you don't have an InfiniBand adapter), and use iWarp over the PCIe connections and at least speed up the transfer. But coming from an FPGA board? I will ask around but I don't think the answer is no.
- Als neu kennzeichnen
- Lesezeichen
- Abonnieren
- Stummschalten
- RSS-Feed abonnieren
- Kennzeichnen
- Anstößigen Inhalt melden
In principle, yes, it's possible--provided you get all the hardware[1] and software[2] details right. You'll have to do a decent amount of engineering first, of course. You may find these earlier threads relevant:
https://software.intel.com/en-us/forums/topic/517488#comment-1793615
https://software.intel.com/en-us/forums/topic/394321#comment-1788686
[1] in the host platform and your FPGA board
[2] in the O/S device drivers for the host and the Xeon Phi you'll have to write

- RSS-Feed abonnieren
- Thema als neu kennzeichnen
- Thema als gelesen kennzeichnen
- Diesen Thema für aktuellen Benutzer floaten
- Lesezeichen
- Abonnieren
- Drucker-Anzeigeseite