Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

How to control MSRs percore on Intel Core 2

zhangyihere
Beginner
‎10-30-2009 02:58 AM
499 Views
Hi all,

In the Software Developer's Manual, it is said that, for Intel Core 2 processor family,MSRs are categorized into Unique and Shared, and Unique means each processor core has a separate MSR.

So, I would like to ask if I could independently control theUnique MSRspercore? Such as the prefetcher on the L1 cache?

Thanks in advence!
0 Kudos

Link Copied

1 Reply
KitturGanesh
Employee
‎11-09-2009 10:00 AM
499 Views
Hi,

Yes, that's correct. Unique means that there's a separate MSR per core and can be written and read per core. So,prefetch controls defined per core as "unique" can thus be controlled accordingly.

-regards,
Kittur
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.