- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi all,
In the Software Developer's Manual, it is said that, for Intel Core 2 processor family,MSRs are categorized into Unique and Shared, and Unique means each processor core has a separate MSR.
So, I would like to ask if I could independently control theUnique MSRspercore? Such as the prefetcher on the L1 cache?
Thanks in advence!
In the Software Developer's Manual, it is said that, for Intel Core 2 processor family,MSRs are categorized into Unique and Shared, and Unique means each processor core has a separate MSR.
So, I would like to ask if I could independently control theUnique MSRspercore? Such as the prefetcher on the L1 cache?
Thanks in advence!
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Yes, that's correct. Unique means that there's a separate MSR per core and can be written and read per core. So,prefetch controls defined per core as "unique" can thus be controlled accordingly.
-regards,
Kittur
Yes, that's correct. Unique means that there's a separate MSR per core and can be written and read per core. So,prefetch controls defined per core as "unique" can thus be controlled accordingly.
-regards,
Kittur
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page