Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

How to set the eviction hint (EH) with Intel intrinsics or inline assembler?

Daniel_L_1
Beginner
‎10-18-2016 06:17 AM
618 Views

According to https://software.intel.com/en-us/articles/intel-xeon-phi-coprocessor-vector-microarchitecture:

all memory operands in this ISA have an optional attribute called the eviction hint (EH hint) to indicate that the data is non-temporal.

Is it possible to set this hint for ordinary vector load operations? Intel intrinsics seem to support this hint only for some functions (e.g. _mm512_extload_epi64), but not for ordinary loads such as _mm512_load_epi64. If it is not possible with intrinsics, how do I encode EH hint into inline assembler using the vmovdqa64 instruction? It's a part of the MVEX instruction prefix, but I haven't found any help how to use this prefix in inline assembly code.

UPDATE

I found out that I could use _mm512_extload_epi64(ptr, _MM_UPCONV_EPI64_NONE, _MM_BROADCAST64_NONE, _MM_HINT_NT). However, will this generate the vmovdqa64 instruction or vbroadcast...?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.