Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

Intel Speed Shift

Bo_W_4
Beginner
‎09-15-2017 01:35 AM
1,587 Views

Hi, 

I am looking at intel_pstate and get some questions.  It would be very nice, if you can answer them.

1. In the passive model with HWP, several power hints are supported, like performance, balance_performance, balance_power and etc. How do they differ, i.e. how is the real frequency is chosen? Is it possible to adjust them?

2. What kind of workload attributes does HWP profile, in order to make frequency decision? Is it possible to set the profiling, like using hardware performance event?

Thanks, 

Best, 

Bo

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.