Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

cr3-load/store exiting ~> 0 allowed?

Raoul
Novice
1,006 Views
Hi,

I'm looking to buy a new laptop to run my benchmarks. The goal is that only cpuid and the vmx-instructions will cause VM-exits. The only thing that is missing on present hardware is that it doesn't allow me to disable "cr3 load/store exiting". Therefor I was thinking about replacing my laptop with one equipped with one of these processors:

http://ark.intel.com/Compare.aspx?ids=49666,49652,49653,43544,47341

Unfortunately I can't find anywhere whether these do support that feature or not (they do meet my other requirements). Any help/suggestions?

Thanks!
Raoul
0 Kudos
2 Replies
hellfire
New Contributor I
1,006 Views
Nehalem processors shown in your table support setting "CR3-load exiting" and "CR3-store exiting"Primary Processor-Based VM-Execution Controls to 0. Therefore CR3 load/store exiting can be disabled.
0 Kudos
David_O_Intel1
Employee
1,006 Views

I was told that desired settings should be supported on all Nehalem and Westmere processors (Core i7, i5, i3).

In particular,these settings will be supported on any product that supports EPT.

David Ott

0 Kudos
Reply