Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

forwarding technique

Jianbin_F_
Beginner
‎08-14-2013 08:10 AM
433 Views

Hi, I have a question on the pipeline of Xeon Phi. That is, does the pipeline of Xeon Phi support forwarding technique? If it does, there should not be any stalls for the RAW instructions (suppose the instructions access register only and no memory access). 

(1) ADD R1, R2, R3    // write the result into register R1

(2) MUL R5, R1, R4    // read the content of register R1

In theory, if the pipeline suupports the forwarding technique, there should not be any stalls between instruction (1) and instruction (2).

Jianbin

0 Kudos

Link Copied

1 Reply
Sumedh_N_Intel
Employee
‎08-21-2013 10:26 AM
433 Views

The Intel Xeon Phi coprocessor vector micorarchitecture does use forwarding. You can read more about the microarchitecture in the following article. 

http://software.intel.com/en-us/articles/intel-xeon-phi-coprocessor-vector-microarchitecture

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.