Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
17060 Discussions

ordering of PCIe BAR0 writes

adiseshm
Beginner
‎12-13-2011 11:52 AM
508 Views
Hi,
I have a card and I need to write to two registers in the device (regs. exposed via the BAR0 space).
The writes should hit the device in order i.e. if they are out of order the device will get into issues.
How can I achieve this. (machine HP 580, Linux CentOS 6.0)
Thanks
Muthu
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.