Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS opcode for sandy bridge?

Adrian_C_1
初学者
1,370 次查看

Hi!

I'm working on the FreeBSD hwpmc support for Sandy Bridge. A lot of the tuning whitepapers and forum posts for Sandy Bridge mention MEM_LOAD_UOPS_MISC_RETIRED.LLC_MISS_PS but I can't find it in the SDM. What's the PMC MSR event ID and unit mask for this event?

Thanks!

-adrian

0 项奖励
9 回复数
Patrick_F_Intel1
1,370 次查看

Hello Adrian,

From https://github.com/andikleen/pmu-tools/blob/master/snb-client.csv it looks like the event code is 0xd4 and umask 0x02.

Pat

0 项奖励
Adrian_C_1
初学者
1,370 次查看

Hi!

Ok, thanks!

Next from that guide is this - MEM_LOAD_RETIRED.L3_HIT_PS. The entire formula is:

% of cycles spent on last level cache access (2nd level misses that hit in LLC):
((MEM_LOAD_RETIRED.L3_HIT_PS * 26) + (MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HIT_PS
* 43) +
(MEM_LOAD_UOPS_LLC_HIT_RETIRED.XSNP_HITM_PS * 60)) / CPU_CLK_UNHALTED.THREAD

(The slide set is: https://software.intel.com/sites/landingpage/legacy/pdfs/Using_Intel_VTune_Amplifier_XE_on_2nd_Gen_Intel_Core_Family.pdf)

Thanks!

-adrian

0 项奖励
Patrick_F_Intel1
1,370 次查看

Is there a question?

Pat

0 项奖励
Adrian_C_1
初学者
1,370 次查看

Ah, yes. I can't seem to find the opcode/mask for MEM_LOAD_RETIRED.L3_HIT_PS . Would you be able to help me figure out what that actually refers to?

Thanks!

-adrian

0 项奖励
Patrick_F_Intel1
1,370 次查看

Yeah... sorry... I figured that out right after I sent my reply. It is the same opcode/mask as the event without _PS. The _PS means it is a precise event so you need to do the programming for precise events.

Pat

0 项奖励
Adrian_C_1
初学者
1,370 次查看

Hm, so D1/04 ?

-adrian

0 项奖励
Patrick_F_Intel1
1,370 次查看

Yes... probably 0xd1/0x04 as you suggest. It also might be D2/01. I will have to ask the person who tries to keep track of event renaming and get back to you.

Pat

0 项奖励
Adrian_C_1
初学者
1,370 次查看

Thanks!

Is "special" here "PEBS" ? Can I ignore programming the PEBS bits if I don't care about the events themselves and just want counter / sample triggers?

Thanks!

-adrian

0 项奖励
Patrick_F_Intel1
1,370 次查看

Hello Adrian,

Yes you can ignore (not program) the PEBS stuff if you don't want it and just use the event as if it is a not-PEBS event.

Pat

0 项奖励
回复