Software Tuning, Performance Optimization & Platform Monitoring
Discussion around monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform monitoring

PCIe wire latency from RC to EP on Xeon Haswell

Zambre__Rohit
Beginner
116 Views

Hi,

I'd like to know an estimate of the latency between the Root Complex (RC) and an Endpoint (EP) on a Haswell machine (Intel(R) Xeon(R) CPU E7-8867 v3 @ 2.50GHz). Could someone provide me with this latency or point me towards how to possibly measure it?

I am making a model for the latencies involved in sending a message from a sender node to a receiver node; the PCIe wire latency is a missing part.

Thank you,
Rohit Zambre
Ph.D. Student
University of California, Irvine

0 Kudos
0 Replies
Reply