Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1788 Discussions

Problems with Top-down Microarchitecture Analysis Method

Xueqi_L_
Beginner
‎01-28-2016 05:57 AM
628 Views

I'm trying to analyse an execution on an Intel IvyBridge CPU (Xeon E5-2620 V2) with the Top-down Microarchitecture Analysis Method, described in Chapters B of the Intel® 64 and IA-32 Architectures Optimization Reference Manual. 

Therefore I perform performance counter events measurements with Perf (perf stat -e rNNN), There are some results I don’t understand:

  1. CPU_UNHALTED.TREAD_P(0x003C) < CYCLE_ACTIVITY.STALLS_LDM_PENDING(Event A3H, Umask 06H)

       I can not understand which it means?

  1. CYCLE_ACTIVITY.CYCLES_L2_PENDING > CYCLE_ACTIVITY.CYCLES_L1D_PENDING and CYCLE_ACTIVITY.STALLS_L2_PENDING > CYCLE_ACTIVITY.STALLS_L1D_PENDING
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.