Rangeley - Recommended reset sequence in 0xCF9

Software Tuning, Performance Optimization & Platform Monitoring

Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.

Rangeley - Recommended reset sequence in 0xCF9

301 Views

Hello,

We have now rangeley-based custom boards in the fields since years, but from time to time, customers complain about a board freeze issue when rebooting.

Board is freezing just after writing in the 0xCF9 register from inside linux to reset the processor. BIOS is not coming up anymore wihout unplugging/replugging the board.

Current reset sequence is shown below. Is that the best one for this processor ?

Thanks.

Best regards,

/* Reset generator IO port - Reset Control */

/* This register is named RC in Intel #516816 BWG */

#define RC_REG 0xcf9

#define RC_SRST 0x02

#define RC_RCPU 0x04

#define RC_FRST 0x08

#define RANGELEY_RESET \

do { \

outb_p(RC_SRST | RC_FRST, RC_REG); \

outb_p(RC_SRST | RC_RCPU | RC_FRST, RC_REG); \

} while (0)

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.