Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1788 Discussions

Sandybridge time critical pipeline stage

gortipavan
Beginner
‎08-23-2012 12:42 PM
727 Views
Hi
  I wanted to know the most time critical (most time consuming) pipeline stage in Sandybridge architectures. Is the same stage expected to continue to be the time critical one in future architectures?
Thanks
Pavan
0 Kudos

Link Copied

1 Reply
Bernard
Valued Contributor I
‎02-12-2013 12:45 AM
727 Views

There is some information :http://www.realworldtech.com/sandy-bridge/5/

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.