Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1789 Discussions

Xeon-D Uncore ECC Error Injection

Ryan_S_2
Beginner
‎07-31-2015 10:11 AM
1,121 Views

I am trying to test a driver for monitoring ECC errors, and would like to check functionality by injecting errors.

In Intel ® Xeon ® Processor D-1500 Product Family External Design Specification (EDS), Volume Two: Core and Uncore Registers, I have found the registers below relating to error injection:
4.3.80 rsp_func_addr_match_lo
4.3.81 rsp_func_addr_match_hi
4.3.82 rsp_func_addr_mask_lo
4.3.83 rsp_func_addr_mask_hi
4.3.84 rsp_func_rank_bank_match
4.5.55 rsp_func_crc_err_inj_dev0_xor_mask
4.5.56 rsp_func_crc_err_inj_dev1_xor_mask
4.5.57 rsp_func_crc_err_inj_extra

I believe I have set all of these registers as necessary in the driver to inject an error, but I am unable to enable address matching, by setting addr_match_en in the rsp_func_addr_match_hi register. I notice that this bit is locked.

How does one go about setting up error injection? Am I going about this correctly, and if so how do I unlock this bit to enable address matching?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.