- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
i'm working on QPI interconnect system design, i'm puzzle about how the processor determine the qpi command(rddata, rdinvown, etc..) for a data access? any reference doc?
for a certain cache line, if it is accessed by rdcode, is it possible this cache line accessed by rddata/rdinvown/etc... in the future?
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
This forum focuses on software (and how it operates on hardware).
However, I don't think that the details of QPI are publicly documented. Therefore, my recommendation is to contact your Intel representative and ask for documentation.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page