Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20718 Discussions

LVDS receiver in StratixII DO NOT need bit clock?

Altera_Forum
Honored Contributor II
1,042 Views

I found LVDS receiver in Stratix II DO NOT need a bit clock, just frame clock is OK. and LVDS receiver in Stratix II will regenerate the bit clock needed by using frame clock. 

Is that correct?Need help.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
306 Views

Hello, 

 

altlvds_rx Megafunction by default includes instantiation of a PLL that generates bit clock from frame clock. With source synchronous transmission, only a frame clock is available normally. 

 

Regards, 

Frank
0 Kudos
Reply