Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20721 Discussions

HDL and BDF

Altera_Forum
Honored Contributor II
‎07-20-2010 01:20 PM
1,131 Views

Hello, how can I combine a verilog file and a *.bdf (Schematic) file ? I know that I could create a symbol file of my *.v file and deposit it into the *.bdf file. Is that the only possibility ?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-20-2010 03:24 PM
221 Views

Yes. I think this is the only way to do it. Another way is you can convert bdf to hdl file and use hdl in your top module.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.