Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12612 Discussions

FLASH PIN ASSIGNMENT

Altera_Forum
Honored Contributor II
‎10-03-2005 05:18 PM
997 Views

Hi, am trying to run a simple nios2 design on the nios development kit, stratix edition. After making the necessary pin assignments between PLD(U53) and Flash(U5) devices, and during compilation/synthesis I got the following error, "Can't place node ~DATA0~ in location H12 because location already occupied by node FSE_D[0]". Has anybody experienced anything similar to this before?. What do you guys suggest is the possible cause of the error message?. Thanks, joo21

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-03-2005 08:23 PM
267 Views

Look at your Quartus II device settings for "Dual Purpose pins". If you don't know what that means, please search for it in the QII help... 

 

Cheers, 

 

- slacker
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.