Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20721 Discussions

level tranalator

Altera_Forum
Honored Contributor II
‎07-19-2010 03:30 AM
982 Views

HI,can i realise level translator by Cyclone III?

0 Kudos

Link Copied

3 Replies
Altera_Forum
Honored Contributor II
‎07-19-2010 06:17 AM
273 Views

 

--- Quote Start ---  

HI,can i realise level translator by Cyclone III? 

--- Quote End ---  

 

From 3.3 powered bank to 2.5 powered?
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-19-2010 02:00 PM
273 Views

from 3.3V to 1.8V

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎07-19-2010 03:29 PM
273 Views

Yes it should be possible. 

if the 3.3V pins are at IO bank(s) with 3.3V VCC 

if the 1.8V pins are at IO bank(s) with 1.8V VCC 

 

and if you provide both 3.3V and 1.8V power supplies to the FPGA.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.