- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi to all, in the user guide I did't find any possibility to infer the altera_gpio ip in the rtl code (both VHDL or Verilog), it is possible? or the ip should be generate every time for specifical use (for example DDR GPIO, LVDS GPIO, bidir GPIO and so on... )
ThanksLink Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page