Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Pull Up Resistors

Altera_Forum
Honored Contributor II
1,160 Views

I've added the following assignment to enable a pull up resistor on an input pin on a 20K100E device. 

 

set_instance_assignment -name PASSIVE_RESISTOR "PULL-UP" -to my_input_signal 

 

When I compile the project there isn't any reference to this pull up in the warnings but I can't find any confirmation that it's been included either.  

 

Any ideas on how to confirm whether or not there in a pull up on the pin? 

 

Thanks 

 

Ben
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
457 Views

I don't have an apex design in front of me, but I believe opening the Compilation Report and going to Fitter -> Resource Utilization and there will be three sections, Input Pins, Output Pins and Bidir Pins, with details like this on each one. (This information is definitely there for newer families.)

0 Kudos
Altera_Forum
Honored Contributor II
457 Views

Thanks for replying but there isn't a pull up column in that file and there isn't any mention of pull ups in the .pin file.  

 

Do you know if you can actually enable pull ups for these devices? I assumed there would be a warning if I couldn't.
0 Kudos
Altera_Forum
Honored Contributor II
457 Views

I don't think there is one, which would make sense why there is no column for it.

0 Kudos
Altera_Forum
Honored Contributor II
457 Views

That's what I was fearing, thanks anyway!

0 Kudos
Reply