- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi All ,
I have a question about PLL clock input freq range In the Fitter report , we can see the suggested range of Input Freq What will happen if the actual input frequency is out of that range ? Could the PLL work normally as usual ? ThanksLink Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
if you're out of that range, your pll could lose lock.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In Practical cases ,
It seems it works normally Under what conditions will the PLL loses lock ? Thanks- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You may get a lock on a few devices because the range has some guard band. THis is not guaranteed for every device or across temperature.
Can you use PLL reconfiguration?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
PLL will lose lock if the clock edge mis-alignment between the input clock and the feedback clock exceed the lock window. The lock window can be calculated. It may also be reported in the PLL settings in the report file generated by QII. So, it can lose lock if the frequency is too far away from the actual specified frequency. How much is too far, well you have to exceed the lock range for each frequency setting. Data may be available in characterization reports by contacting Altera. Also, you may lose lock if the clock uncertainty (function of jitter components) exceeds the lock window.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Justin ,
Thanks for your answer I have a question further If I have a frequency input range of 266MHz to 400MHz And in the fitter report , it shows the Stratix II PLL could only receive input clock signal from 300MHz to 500MHz what should I do to ensure the PLL could work properly @ 266MHz ? Thanks- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You're welcome. There are roughly 16,000 different PLL settings so I would suggest to try different settings. I can help you manually pick settings to see if we can do better than what Quartus II is choosing. I'll need to know your PLL requirements and settings that you entered into Quartus II.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
First we'll see if one setting will cover the range you desire. If not we will need to use multiple settings and PLL reconfiguration as FPGA_Guy suggested earlier.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I see , I know very little about PLL reconfiguration
By the way , I could not find documents about the PLL reconfig could you please give me the link Thanks very much for your help !!!- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page